answersLogoWhite

0


Best Answer

VHDL is basically a hardware description language. To describe hardware as a program that can be dumped into a PLD, we use VHDL. It is essential to represent hardware as program so that it can be tested before realizing it physically. If there are any errors, they can be corrected here itself.

User Avatar

Wiki User

12y ago
This answer is:
User Avatar
More answers
User Avatar

Wiki User

12y ago

VHDL is a system level program. It is written in a way that can be easily understood by the user and the system just like a high level language. It means that the programming is not a low level i. e. circuit level or gate level program. It is not suitable for verifying the basic objects like gates. These basic elements are readily available in VHDL unlike Verilog where you can actually design the gates from circuit level.

This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What are disadvantages of VHDL?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

What is VHDL calculators?

A virtual calculator can be implemented using VHDL. We call it VHDL calculator.


What are the supporting functions by vhdl?

VHDL provides conversion functions and resolution functions.


Is VHDL text or graphic programmed?

VHDL is a text based programming language.


What is the vhdl code for binary to hex convertion?

vhdl code for binary to Hexadecimal ?


Vhdl code for assending order of numbers?

vhdl code for ascending order of numbers


Which operator cannot be synthesized by a VHDL synthesis tool?

"&" operator is not synthesized by VHDL synthesis tool.


Why function in VHDL?

A function is a subprogram written in VHDL. This program can be called and used in other programs.


How do you build 8085 using vhdl?

VHDL is a hardware description language. It describes the functionality of a hardware as a program. If we know the architecture of 8085, the same can be implemented or coded using VHDL.


What is the latest VHDL version?

In 2008, Accellera released VHDL 4.0 to the IEEE for balloting for inclusion in IEEE 1076-2008. The VHDL standard IEEE 1076-2008 was published in January 2009. Currently, IEEE 1076-2008 is the latest version of VHDL.


4 Difference between c program and vhdl program?

There are 4 main differences between C programming and VHDL programming. C is a mid-level language, while VHDL is a hardware description language. C can handle one type of instruction, while VHDL can handle two. C does not require as much resource usage as VHDL. C can be written only with logical thinking, but a VHDL programmer must understand hardware circuits.


What is the basics of VHDL?

VHDL is a hardware description language. You can describe the hardware in three different ways using VHDL. 1. dataflow model 2. behavioral model 3. structural model


How to implement XOR gate in behavioral model of VHDL?

basic gates like XOR already exist in VHDL.