answersLogoWhite

0

VHDL is basically a hardware description language. To describe hardware as a program that can be dumped into a PLD, we use VHDL. It is essential to represent hardware as program so that it can be tested before realizing it physically. If there are any errors, they can be corrected here itself.

User Avatar

Wiki User

12y ago

Still curious? Ask our experts.

Chat with our AI personalities

TaigaTaiga
Every great hero faces trials, and you—yes, YOU—are no exception!
Chat with Taiga
EzraEzra
Faith is not about having all the answers, but learning to ask the right questions.
Chat with Ezra
BeauBeau
You're doing better than you think!
Chat with Beau
More answers

VHDL is a system level program. It is written in a way that can be easily understood by the user and the system just like a high level language. It means that the programming is not a low level i. e. circuit level or gate level program. It is not suitable for verifying the basic objects like gates. These basic elements are readily available in VHDL unlike Verilog where you can actually design the gates from circuit level.

User Avatar

Wiki User

12y ago
User Avatar

Add your answer:

Earn +20 pts
Q: What are disadvantages of VHDL?
Write your answer...
Submit
Still have questions?
magnify glass
imp