answersLogoWhite

0

When j=1 an k=1 and the clock pulse signal which remain at logic 1, after the output have been complemented once will cause repeated and continue transmission of output. This situation is called "raised condition".

To avoid this undesirable operation, the clock pulse must have a time duration which is shorter then the propagation delay through the flip flop.

User Avatar

Wiki User

12y ago

Still curious? Ask our experts.

Chat with our AI personalities

CoachCoach
Success isn't just about winning—it's about vision, patience, and playing the long game.
Chat with Coach
ProfessorProfessor
I will give you the most educated answer.
Chat with Professor
EzraEzra
Faith is not about having all the answers, but learning to ask the right questions.
Chat with Ezra
More answers

W

User Avatar

Add your answer:

Earn +20 pts
Q: What is the limitations of jk flip flop?
Write your answer...
Submit
Still have questions?
magnify glass
imp